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been the motivation for the development of T-gates which keep the gate finger metallization resistance R ga (proportional to the gate width W g ) low, even for very short gate length L g . R ga increases with frequency due to the skin effect, but our 3D numerical modeling shows conclusively that this effect is negligible. We show that the always "larger-thanexpected" R g , is instead caused by a component R gi which scales inversely with W g . We interpret R gi as a metal-semiconductor interfacial gate resistance. The dominance of R gi profoundly affects device optimization and model scaling. For GaAs and InP based SBGFETs there appears to exist a smallest practically achievable normalized interfacial gate resistance r gi on the order of 10 -7 Ωcm 2 .
Introduction: Evidence of a Residual Gate Resistance Component
The gate resistance R g has long been recognized as a parasitic parameter that degrades the noise figure and limits the power gain of Schottky-Barrier-Gate (SBG) FETs (MESFETs and MODFETs). The gate metallization resistance clearly contributes to R g [1, 2] . It does so in a distributed way, which reduces the effect to a third of the end-to-end gate finger resistance: (1) To distinguish this well-known resistance from the additional component which is the topic of this paper, we have introduced the subscript a to indicate access resistance along the gate finger. r ga is the normalized end-to-end gate metallization resistance given by r A ga gx
where ρ is the gate metal bulk resistivity, and A gx is the gate cross-sectional area. W g is the total gate width, and N f is the number of parallel fingers that make up the gate. As the gate length L g is shrunk to deep sub-micron dimensions it is customary to limit the increase in r ga by using a T-shaped cross section, and to increase the number of parallel gate fingers [3] . Skin effect will introduce frequency dependence in the AC gate metallization access resistance [4] : 
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-7 Vs/Am is the vacuum permeability, and β is a geometric factor, approximately equal to 3.5 for a square cross-section. For a typical r ga =150 Ω/mm, f se is 420 GHz. Although β can be reduced by the presence of a ground plane [5] , the skin effect certainly appears to be negligible. f se gets even larger for larger r ga . In Section 2 we show numerically that the skin effect is indeed negligible, and that eqns. (3)- (4) are accurate and appropriate for a SBGFET gate.
Another resistive component on the input side of the FET is the charging resistance R i (or R gs ) for the gate-source capacitance. This parameter is often hard to separate from R g during extraction of the equivalent circuit [6] . However, R i is between a sixth and a fifth of the zero-drain-bias channel resistance at the gate bias used [7] . Thus, 
where R o and I d (max) are the sheet resistance and saturated current for the full channel, I d is the saturated current for the gate bias used, v sat is the effective saturation velocity, and µ is the mobility. The factor 1/5 in eqn. (5) is the upper limit of the quantity (R 11 -R 12 )/(I 11 -I 12 ) 2 ,
where the R ij -and I ij -parameters determine the Y-parameters, and are derived from the linear MODFET wave equation in [8] . It accounts both for the distributed nature of R i , and the change in sheet electron concentration along the channel. In reality, for velocitysaturated short-gate FETs, the factor can be expected to be even smaller than 1/6. Both eqns. (1) and (5) predict very small resistances, often much smaller than the values produced by equivalent circuit extraction methods. This is an indication of an additional component in the input resistance, the physics of which must be established in order to better understand FET operation, and to generate scalable CAD models.
Our first hint that such a component exists came not from model extraction, but from the prediction, based on well-established device physics [9] , of power gain in our 0.1-µm gate-length AlInAs/GaInAs MODFETs [10] . Fig. 1 shows the predicted frequency dependence of Mason's unilateral gain G u [11] . Measured G u (f) usually shows smooth behavior, from which f max is typically estimated by extrapolation at -20 dB/decade. Not all of the gain curves in Fig. 1 exhibit such smooth behavior. The curve with the sharpest resonances includes only the two resistive components in eqns.
(1) and (5). The only reasonable way we found to damp the resonances, for a more realistic prediction, was to introduce an additional component in R g . As shown in Fig. 1 , the increase of this component produces increasingly smooth G u (f). The most likely physical location of this component is at the metal-semiconductor interface, since all other physical contributions to R g are accounted for. We thus introduce [10] an interfacial gate resistance component
4 which scales as a contact resistance with r gi as the normalized interfacial gate resistance. This is reminiscent of JFET behavior, where the effect is well understood in terms of a standard ohmic contact resistance. In our gate lithography [12] , care has been taken to avoid the "necking" problem [13] that can occur for short gates with large height-to-width aspect ratio in the cross-section of the bottom stem part of the gate metallization mask.
Fig. 5 in [12] shows our rectangular T-gate stem, which differs from the trapezoidal shape associated with necking [13] . In processes where necking does occur, an additional gate resistance term with the same 1/W g scaling as in eqn. (6) would result if the top of the trapezoid gets sufficiently narrow. In severe cases, where the trapezoid becomes a triangle, disconnecting the top from the bottom, the result would be a large increase in the standard metallization access resistance R ga which is proportional to W g (eqn.
(1)).
The rest of this paper deals with establishing r gi for SBGFETs, not as a fudge factor, but as a legitimate, ultimately intrinsic, physically based parameter which must be dealt with appropriately in order to properly optimize the device and to accurately scale CAD models. We show how we measure R g , and that it has a component which scales inversely with gate width; and discuss several significant consequences of the interfacial gate resistance for optimization and modeling. We leave the detailed analysis of the physical origin of r gi to a separate article [14] .
We 
3D Modeling of the Skin Effect in a MODFET T-gate
The curve-fitting formula, eqns. (3)- (4), for the skin effect is based on numerical calculations for isolated strip conductors with rectangular cross-section [4] . It tends to overestimate the effect when the frequency is not very different from f se and the cross-section aspect ratio is close to one, but not by much more than 10% [4] . The presence of a ground plane can in extreme cases increase the AC resistance by a factor of two because of current redistribution and concentration towards the side of the strip nearest the ground plane [5] . For a lossy ground plane, and sufficiently wide strip and high frequency, another factor of two is incurred [5] . A MODFET gate is different from the microstrip case in several respects. The gate dimensions and shape are very different from a typical microstrip. The ground plane is quite far removed, and has negligible effect on wave propagation along the gate finger. The nearby channel, however, does affect the transverse field lines. The 2DEG channel can for the present purpose be thought of as a lossy ground plane, but, in contrast to [5] , it has limited extent. The nearby highly conductive source and drain contacts reduce the loss from the case of an infinite lossy ground plane [5] . The qualitative reason proposed for the 10X discrepancy between DC and RF gate resistance in [16] relies on field concentration at the gate footprint due to the proximity of the conductive channel, and the resulting increased skin effect. We find this unlikely to cause such a large R g discrepancy. However, we are unable to prove this analytically, because of the geometrical complexity of the problem.
In this section we instead analyze it numerically. the 200-GHz current density distribution over the horizontal segments in Fig. 2 . Note that the current density peaks at the corners, and that the center number is the lowest. These are the manifestations of the skin effect [4] . By comparing the R . I 2 power distribution of the high-frequency case to the uniform DC case, one finds that the skin effect even at this presently unattainably high frequency, results in only a 12% increase in r ga . This estimate is an upper limit. In Table II below, we have also included the lower limit. The range in estimates is due to fluctuation in the numerical solution along the gate finger. Fig. 2 is the cross-section with the largest skin effect. The discretization of the problem, resulting in some degree of numerical error, is one reason for these fluctuations. Another is that, for better convergence, the gate voltage is fed only to the innermost segment at the input end, resulting in small wave-like variations along the finger. (1). The center-feeding causes the ≈ 1-µm darker region with lower current density near the input side of the gate. This is the distance over which spreading of the input current from the center segment in Fig. 2 to the entire gate cross-section takes place. The uniform displacement current becomes a uniform lateral 2DEG current flowing nearly perpendicularly towards the nearby highly conductive source and drain contacts, for minimum-loss collection of the gate current. The current flow pattern in Fig. 3 illustrates the poor local screening provided by the 2DEG, and shows that the source and drain metals act much more like a ground plane than the channel. Without this feature, of course, FET-width scaling for increased current and lowfrequency gain would not be approximately linear. Table II shows that the 2D numerical calculation in [4] for an isolated strip with our gate aspect ratio predicts a skin effect that agrees very well with our calculations for the full 3D representation of a MODFET. Since 200 GHz is close to f se =330 GHz, the curvefitting formula (eqns. (3)- (4)) overestimates the skin effect. To further compare our numerical approach with the two alternative methods, and to get into the frequency regime where eqns. (3)- (4) agree better with numerical calculations for isolated strips [4] , we have included in Table II results for 800 GHz. Our numerically calculated values agree with the 2D numerical results in [4] . The curve-fitting approach is relatively more accurate as the frequency is increased above f se .
Our 3D calculation of the skin effect includes the effect of field concentration at the gate footprint by the proximity of the 2DEG. Yet the results are very comparable to those for an isolated rectangular gate without a stem. The results show that the skin effect is much too small to explain the large experimentally observed gate resistances. Section 3
shows that not only is the magnitude of R g inconsistent with skin effect, but so is its scaling with gate width.
Measurement and Scaling of the Gate Resistance
Computerized extraction of equivalent circuit elements, such as R g (ec) and R i (ec) in Table I, is necessary for generation of device models used in circuit simulators. The approach is not very suitable, however, when only one parameter (R g ) is of interest, but many FETs, with different widths and processing, are to be analyzed. We instead use a more direct "cold FET" (V d =0 V) measurement method applicable to our symmetric 0.1-µm AlInAs/GaInAs MODFET process [9, 10] . We bias the gate for full channel occupation without significant DC gate leakage. Compared to the ≈ 0.3-Ωmm source and drain resistances (R s and R d , respectively) the full channel resistance R ch =R o L g /W g is negligible ( ≈ 0.02 Ωmm). The equivalent circuit is shown in Fig. 4 . We measure the two-port Sparameters, translate these to Y-parameters, and calculate the gate resistance from:
where the last term subtracts out the series contribution R s /2 of the equal (and parallel) source and drain resistances. For longer gates, R ch contributes to R s and cannot be neglected [7] . Thus, we restrict the use of eqn. (7) to short symmetric gates, and the scaling study to a variation in gate width. Fig. 5 shows an example of the gate bias dependence of the three terms in eqn. (7) (7) is rather flat, and is a good measure of the gate resistance. For our normal depletion-mode FETs we use V g =0 V. The frequency dependence of the three terms is shown in Fig. 6 . For low frequencies, parallel gate conduction artificially increases the R g estimate. At sufficiently high frequency, however, the gate conductance is negligible compared to the gate capacitance (as has been assumed in Fig. 4) , and the right hand side of eqn. (7) is frequency independent and a good measure of R g . We usually average over the flat region, and (consistent with the modeling in Section 2) have not seen any increase with frequency suggestive of skin effect, even for measurements up to 50
GHz. (8) Fig. 7 has two fits, one assuming the separately measured DC value of r ga , the other letting the fit determine r ga . The parameter of primary interest, r gi , is not critically dependent on which of the two r ga 's is used. This is because R gi dominates the total R g for narrow gates.
Even for the widest FET (W g =2x75 µm) R gi is large (5 Ω) compared to the realistic measurement-based R ga (1 Ω), and certainly not negligible even compared to the exaggerated fit-based R ga (7 Ω).
Gate recess and evaporation are the most critical steps in an SBGFET process. Delay between the two, or contamination during either, causes degradation of the FET characteristics. To some degree this always occurs in an actual fabrication environment. Thus in [10] we proposed a tunneling barrier of 1-2 monolayer of oxide or organic residue as the likely origin of r gi . For our 0.1-µm AlInAs/GaInAs MODFETs, we have developed processes that keep r gi at an acceptably low value. Fig. 8 
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Ωcm 2 seems then to be a reproducible lower limit for our material and process. An alternative process [20] which has SiO 2 instead of resist adjacent to the gate trough generally produces r gi closer to, or below, this limit. We believe this process results in a more pristine metal-semiconductor interface, one that begins to approach a physically ideal Schottky barrier. We discuss this situation theoretically in [14] . We have also observed that some resists result in higher and more erratic gate resistance, possibly because they are less chemically inert to the recess etch.
There are alternative methods of determining R g . Reference [21] uses a more general method, which does not require symmetry and short gates. That work confirms, for 0.2 µm power PHEMTs, the dominant inverse gate-width scaling of R g that we showed in [10] . We fitted their R g (W g ) data to eqn. (8), and show the result in Fig. 9 . As opposed to 
Ωcm 2 and r ga =885 Ω/mm. The interfacial gate resistance falls in the typical range we observe (Fig. 8) . r ga is large, but close to the 615 Ω/mm DC estimate based on the gate cross section [22] . In fit (b) in Fig. 9 , r ga is fixed at the DC estimate. As in Fig. 7 , this does not affect the result. Because of the many parallel fingers used, and the typical value for r gi , the contribution of the large r ga to the total R g is not dominant, but still significant. This analysis of published data from another laboratory provides further evidence that the interfacial gate resistance is a common phenomenon.
Because this fit uses multiple gate widths, the estimate for r gi extracted from [21] is actually much more solid than the wide range resulting from single gate widths in Table I .
We have not introduced a separate equivalent circuit element for R gi . R gi is simply a 'new' term in the gate resistance, one that, however, scales very differently from the wellunderstood metallization access resistance R ga , and therefore should be kept track of.
Consequences of the Interfacial Gate Resistance
The existence of the interfacial gate resistance r gi , and its dominant contribution to the total gate resistance, has several important consequences. The first one is evident in Fig. 1 .
Resonances sometimes seen in Mason's unilateral gain, usually dismissed as being due to calibration problems, may very well be real, and due to a relative lack of resistive damping at the gate metal-semiconductor interface. We certainly have seen correlation between low The interfacial gate resistance, and its characteristic scaling, also affect the optimization of the device. The ultimate invariant measure of FET small-signal AC performance is often considered to be Mason's unilateral gain G u [11] . Because of the potential resonant behavior of G u and its deviation from a -20-dB/decade frequency dependence, we optimize the actual f max . This can be found easily with a root finding algorithm, and is a particularly canonical choice since it is equal to the actual f mag , the frequency where G ma =1 [23, 24, 9] (Fig. 1) . We use the small-signal model described in [9] , with the same FET parameters used in Figs. 1, 10 and 11, and listed in Table III . We fix the gate-channel spacing to a small value that still results in acceptable gate leakage. The first step is to determine the optimum gate length. Fig. 12 shows the dependence of the predicted f max on this basic parameter. We vary the interfacial gate resistance from 0 to 1 .
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Ωcm 2 . In Fig. 12 we have also included the current-gain cutoff frequency f T , which does not depend on r gi .
Had the optimization been based on f T , the optimum L g would have been 0.02 µm. The optimum occurs because of the non-negligible effect of the output conductance g d on f T , which is significant for non-zero R s +R d [25] when the gate is short [26, 9] . The power gain cutoff frequency depends strongly on r gi , and the optimum gate length increases with r gi .
For our practical lower limit 3 .
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Ωcm 2 the optimum L g is 0.11 µm, and we will assume this value in the following steps. In this first step we looked at the basic performance, not affected by distributed effects along the gate finger or end capacitances. Thus we picked a very small W g , and zero end feedback capacitance C gdx . These preliminary choices are abandoned in Fig. 13 where we look for optimum gate width. Because of distributed effects due to r ga for wider FET fingers, and the increased importance of C gdx for narrower fingers, f max has a maximum, in our case at 35 µm. For narrow fingers, C gdx also degrades f T . For reference we have included the C gdx =0 case. With the optimized gate geometry, we now look at the sensitivity to a variation in the two gate resistance components. Fig. 14 shows a strong degrading effect by the interfacial gate resistance in a range we observe experimentally. In contrast, the dependence on the gate metallization access resistance shown in Fig. 15 is rather weak. There may thus be occasion to redirect process development efforts aimed solely at achieving a large gate cross-section toward achieving a better metal-semiconductor interface. with temperatures from 2200 to 4600 K [9] . We assume T d =3100 K for the calculated curves in Fig. 16 . We also plot our own noise data [9] , and data reviewed in [29] for 0.10-0.15 µm gate AlInAs/GaInAs MODFETs. It is interesting that the wide spread in measured noise figure can be explained by the observed wide range in r gi (Fig. 8) . To explain the spread through variations in T d rather than r gi , we would have to assume a totally unphysical range of 3000-30000 K.
In addition to these interesting consequences relating to device physics, there is a very important practical one, which relates to the device model we use in circuit simulation. It is likely to be important also for other device models and circuit simulators. When the large-signal measurement-based device model [30] is extracted for the FET under test, the first step is to determine the parasitic resistances from S-parameter data in cold-FET configuration. Once these have been calculated, and the S-parameters of the FET have been measured in the entire active biasing regime, the non-linear voltage-controlled charge and current functions of the three intrinsic nodes can be determined [30] . The result, an accurate large-signal non-quasi-static table-based model of the device, can then be used for reliable circuit design. However, a problem may arise if a FET of different width is used in the circuit. The simulator assumes the proportional gate width scaling of eqn. (1), and determines the constant of proportionality r ga /(3N f 2 ) from the measured gate resistance and geometry of the FET on which the extraction was done. [30] . However, the "all-encompassing" gate delay parameter 'taug', which is determined by the extraction algorithm, accounts approximately for resulting internal delays such R i C gs . By replacing R g with R ga , we have then essentially set R i =R gi . This is obviously not correct physically, but it does lead to correct W g scaling, and thus much more accurate and reliable circuit simulation. The different gate length scaling of R i and R gi (eqns. (5) and (6)) is not an issue since the gate length must be considered fixed for the particular process and model.
Conclusions and Preview of a Theoretical Analysis
We have presented experimental evidence for the existence of an interfacial component R gi in the gate resistance of our 0.1-µm AlInAs/GaInAs MODFETs, and for Schottky-barrier-gate FETs in general. The component is typically dominant, and scales inversely to the well-known metallization resistance R ga . R gi has probably gone undetected so long because it is negligible for longer gates, and an excessive R g can be buried in R i , or be dismissed as being due to skin effect. Theoretical considerations and experimental observations, however, show that neither of these is a legitimate way of accounting for a significant fraction of the input series resistance of short-gate FETs. Letting R i account for R gi becomes increasingly unphysical the shorter the gate length L g becomes, since R i is proportional to L g , while R gi is inversely so. We have shown how we measure the gate resistance, and confirmed the scaling of what we can only interpret as an interfacial component. The cases of longer gates that we have examined are consistent with an inverse L g scaling, but, because of the increase in channel resistance R o L g /W g for longer gates, the interfacial gate resistance is actually better studied on short gates, where it also has the most noticeable detrimental effect. We reviewed physical and practical consequences, which are important for a fuller understanding of high-speed SBGFETs, and more reliable circuit simulation.
Most models for Schottky-barrier formation involve a dipole layer between the positive metal background and negative surface or interface charge, separated by a distance of atomic layer dimension. The most widely used, and analytically tractable, model of this nature is that by Cowley and Sze [31] . They assumed a 4-5 A interfacial layer with vacuum electronic properties to explain the Schottky barrier height of a variety of metals on Si, GaP, GaAs and CdS. We have investigated the tunneling resistance presented by such an interfacial barrier to the charging and discharging of the surface states. The predictions are consistent with the experimentally determined minimum interfacial gate resistance.
These theoretical results will be discussed in detail in [14] , where we also investigate the frequency dependence of the phenomenon up to 1 THz. We find that the minimum r gi is not expected to be capacitively bypassed at presently attainable frequencies. Thus, while
Cowley-Sze's "interfacial layer of the order of atomic dimensions" is more or less "transparent to electrons" [31] , it presents a resistance that cannot be ignored at microwave and millimeter-wave frequencies.
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